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Conventional High Level Synthesis (HLS) tools mainly tar-
get compute intensive kernels typical of digital signal pro-
cessing applications. We are developing techniques and ar-
chitectural templates to enable HLS of data analytics appli-
cations. These applications are memory intensive, present
fine-grained, unpredictable data accesses, and irregular, dy-
namic task parallelism. We discuss an architectural tem-
plate based around a distributed controller to efficiently ex-
ploit thread level parallelism. We present a memory in-
terface that supports parallel memory subsystems and en-
ables implementing atomic memory operations. We intro-
duce a dynamic task scheduling approach to efficiently ex-
ecute heavily unbalanced workload. The templates are val-
idated by synthesizing queries from the Lehigh University
Benchmark (LUBM), a well know SPARQL benchmark.
1. INTRODUCTION
Data Analytics applications, such as graph databases, of-
ten employ pointer or linked list-based data structures that,
although convenient to represents dynamically changing re-
lationships among the data elements, induce an irregular be-
havior [7]. These data structures, in fact, allows spawning
many concurrent activities, but present many unpredictable,
fine-grained, data accesses, and require many synchroniza-
tion operations. Partitioning the datasets without gener-
ating load imbalance is also very difficult. Conventional
general-purpose architectures are optimized for locality and
reduced access latency, and do not cope well with these
workloads, making application-specific accelerators (imple-
mented, for example, on Field Programmable Gate Arrays
- FPGAs) an appealing solution [6]. However, conventional
High Level Synthesis (HLS) flows traditionally perform well
with compute intensive workloads (i.e., digital signal pro-
cessing) that mainly expose instruction level parallelism, and
can be easily partitioned across replicated functional units.
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They also usually assume a simple memory system focusing
more to reduce, rather than tolerate, access latencies.
Resource Description Framework (RDF) databases have
become one of the most prominent example of data ana-
lytics application. RDF is the metadata data model typi-
cally used to describe the Semantic Web. RDF databases
naturally maps to graphs, and query languages for these
databases such as SPARQL basically express queries as a
combination of graph methods (graph walks and graph pat-
tern matching operations) and analytic functions. Among
these, we consider GEMS, the Graph database Engine for
Multithreaded Systems (GEMS) [2]. GEMS implements a
RDF database on a commodity cluster by mainly employing
graph methods at all levels of his stack. To address the lim-
itations of HPC systems, GEMS employs a runtime (Global
Memory and threading - GMT) that provides: a global ad-
dress space across the cluster, so that data do not need to be
partitioned, lightweight software multithreading, to tolerate
data access latencies, and message aggregation, to improve
network utilization with fine-grained transactions. A graph
application programming interface (API) and a set of meth-
ods to ingest RDF triples and generate the related graph
and dictionary (collectively named SGLib) are built with
the functions provided by the runtime. On top of the whole
system, a translator converts query expressed in SPARQL
to graph-pattern matching operations in C/C++.
We have investigated acceleration of queries, as generated
for the GEMS software stack, on FPGAs. We have devel-
oped a set of architectural templates and HLS methodologies
to automatically generate specifications in hardware descrip-
tion language (Verilog) of graph methods starting from C
descriptions and have integrated them in a modified version
of an openly available High Level Synthesis tool, Bambu [1].
We have then interfaced GEMS with the modified Bambu,
and generated accelerators for SPARQL queries coming from
the Lehigh University Benchmark (LUBM) [5], a reference
benchmarks for Semantic Web Repositories.
2. ARCHITECTURE OVERVIEW
Figure 1 shows how the GEMS stack has been integrated
with Bambu. We have changed GEMS layer so that they are
not anymore dependent on the GMT runtime. We developed
a pure C version of the graph API that does not exploit any
of the functionalities of GMT. We modified the code emitter
accordingly, so that the C code generated from the SPARQL
queries only invokes the new C graph API to perform graph
Figure 1: Structure of the GEMS stack and interac-
tion with Bambu HLS
walks and matching and pure C functions to execute any
analytic operation. Such a C code in practice corresponds
to a set of nested loops, where each loop matches a particular
edge of the graph pattern that composes the query, and
becomes the input of Bambu for the synthesis. Note that
synthesizing full queries is not a limitation: in the many
analytics applications, once the query is defined, it remains
stable in time, while the dataset dynamically changes. So,
provided that the query execution provides a speed up, the
time required to synthesize the query on FPGA is affordable.
Bambu has been modified by progressively integrating
three architectural templates, and the corresponding method-
ologies to generate the instances of the templates. The three
components aim at providing better support for certain of
the typical structures and behaviors that characterize paral-
lel graph methods. These obviously include the graph pat-
tern matching methods employed in GEMS for the query
processing. The components include a Parallel distributed
Controller (PC) [3], a Hierarchical, multi-ported, Memory
Interface (HMI) [4], and a Dynamic Task Scheduler (DTS).
The PC allows to generate more efficient designs that ex-
ploit coarse grained (task level) parallelism than the typi-
cal centralized controllers of conventional HLS flows based
around the Finite State Machine with Datapath (FSMD)
model, in terms of performance and area utilization. This is
a key element in accelerating graph algorithms that basically
are composed of a varying number of nested loops, iterating
on vertices or edges, where each iteration could identify a
different task. By adopting the PC, it is easy to coordinate
parallel execution of tasks (one, or more iterations each) on
an array of replicated accelerators. The PC consists of a set
of communicating modules, each one associated with one, or
more, operations. Controller modules are called Execution
Managers (EMs). EMs start execution of the associated op-
Figure 2: High Level overview of an architecture
combining the parallel controller and the hierarchi-
cal memory interface.
erations as soon as all their dependencies are satisfied and
resource conflicts resolved. Other dedicated components,
named Resource Managers (RM), arbitrate execution of op-
erations on shared resources. EMs communicate through a
token-based schema: when a dependency is satisfied, a token
is passed to the next EM. When all dependency for an EM
are satisfied, it checks RMs for resource availability and, if
the resource is free, execution starts.
The HMI provides an easy way to dynamically disam-
biguate fine grained memory accesses to locations of a large,
multi-banked memory, while maintaining to the HLS flow
and the accelerator pool the abstract view of a shared mem-
ory. In cooperation with the PC, the HMI also enables
to easily support atomic memory operations. Graph algo-
rithms typically access unpredictable memory locations with
fine-grained transactions (i.e., the follow pointers), and their
implementation is much easier when considering a shared
memory abstraction. Also, they often are synchronization
intensive when parallelized, because the different tasks may
access the same elements concurrently. The HMI takes in
input memory access requests from N ports, which have an
address, a data and an operation type (load/store) line. The
MIC routes requests towards one of the B output ports,
corresponding to a different memory bank, by evaluating
their addresses. Each memory bank has non-overlapping ad-
dresses. Accesses are routed towards a specific memory port
at runtime, providing efficient support of the unpredictable
memory access patterns typical in irregular applications.
Furthermore, address can be scrambled across banks (i.e.,
consecutive addresses are interleaved on different banks) to
reduce hotspots. Control logic, synthesized according to the
specific scrambling function, performs the routing. Support
to atomic operations is provided through a mechanism sim-
ilar to the RMs, as access to the specific memory port is not
granted until termination of the atomic operation. Figure 2
provides a combined view of the PC and the HMI. RMs are
hidden in the datapath (at the front of shared resources)
and in the memory interface (at front of the memory ports).
The DTS provides a way to execute new tasks as soon as
one of the multiple accelerators is free: instead of simply
Figure 3: High level overview of an architecture
template using the DTS
using a fork/join model, where all currently executing tasks
on the set of accelerators must terminate before a new group
could be executed, the DTS allow scheduling new tasks as
soon as one of the accelerators is free. This adapt to a vari-
ety of graph algorithms where certain tasks (iterations) may
execute for a long time, while other could terminate early,
such as when a graph walk is pruned early because it reached
an uninteresting part of the graph. Figure 3 shows an archi-
tecture template integrating the DTS. The DTS interfaces
to the set of parallel accelerators (Kernel Pool) and to the
Termination Logic. The DTS itself contains a Task Queue,
the Task Dispatcher, and a Status Register that holds infor-
mation on the accelerators in the kernel pool. As soon as
a task is terminates, the status register is updated and the
DTS can schedule a new task. The Termination Logic allows
understanding when all the tasks have completed, i.e., when
for example all iterations of a parallel loop have completed.
3. RESULTS OVERVIEW
To validate our architectural templates and our approach,
we have we have synthesized 7 queries from LUBM, and we
have tested the performance using a dataset of 5,309,056
RDF ”triples”. In Table 1, we compare, in terms of exe-
cution latency, a serial implementation of the architecture
(Single Acc.), one that employs PC and the HMI [3] (Parallel
Controller), and one that also includes the DTS (Dynamic
Scheduler). The parallel architectures include 4 accelerators
and HMIs with 4 ports. With respect to the serial imple-
mentation, the architectures employing the DTS generally
show a speed up close to the theoretical maximum. In many
cases, the DTS also provides significant speed ups against
the PC designs. This happens, in particular, with queries
that have some iterations (tasks) that executes order of mag-
nitudes longer than others. Another important effect of the
DTS is that it maximizes utilization of the available memory
channels as provided by the HMI. In fact, all the architec-
tures with the DTS utilize at least 3 out of 4 of the memory
ports for more than 75% of the time.
4. CONCLUSIONS
We have been investigating architectural templates and
methodologies to enable the HLS of data analytics appli-
cations. Among all data analytics applications, we focused
our attention to RDF databases. These operate on large
amount of data that can be conveniently organized in graph
data structures and queried through languages that express
queries as graph pattern matching operations. Modern re-
Table 1: Performance comparison of the implemen-
tation using the DTS+HMI against the serial and






# Cycles # Cycles # Cycles Controller
Q1 1,082,526,974 1,001,581,548 287,527,463 3.76 3.48
Q2 7,359,732 2,801,694 2,672,295 2.75 1.05
Q3 308,586,247 98,163,298 95,154,310 3.24 1.03
Q4 63,825 42,279 19,890 3.21 2.13
Q5 33,322 13,400 8,992 3.71 1.49
Q6 682,949 629,671 199,749 3.42 3.15
Q7 85,341,784 35,511,299 24,430,557 3.49 1.45
configurable devices appear a promising target to acceler-
ate this type of applications, which are massively parallel
and mainly memory bound. However, conventional HLS
flows typically target digital signal processing applications,
which usually are compute intensive, exhibit significant in-
struction level parallelism, and present regular memory ac-
cess patterns. They do not cope well with the fine-grained,
unpredictable memory accesses, and the highly dynamic,
and sometimes very unbalanced, coarse grained (task) par-
allelism, typical of graph methods. We detailed three of the
architectural templates and the related methodologies we
have been designing to address these issues, and presented
some initial results on a realistic benchmark. We believe
that our effort can provide a solid basis to make HLS of this
type of applications more viable, thus a productive way for
the data analytic community to use custom accelerators.
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